Homework #5 Questions: Solution

Briefly explain what “latch inference” means.



What are two ways latch inference occurs. How can you prevent if from occurring?



What is a synthesis directive?



It is recommended that module outputs be registered. Why?